Suvarna Garge (Editor)

CompactRISC

Updated on
Edit
Like
Comment
Share on FacebookTweet on TwitterShare on LinkedInShare on Reddit

CompactRISC is a family of processor architectures from National Semiconductor. The architectures are designed according to Reduced instruction set computing principles, and are mainly used in microcontrollers. The subarchitectures of this family are the 16-bit CR16 and CR16C and the 32-bit CRX.

Contents

CR16 architectures

Features of CR16 family: compact implementations (less than 1 mm2 with 250nm), addressing of 2 MB (2^21), frequencies up to 66 MHz, hardware multiplier for 16-bit integers.

It has complex instructions such as bit manipulation, saving/restoring and push/pop of several registers with single command.

CR16 has 16 general purpose registers of 16 bits, and address registers of 21 bits wide. There are 8 special registers: program counter, interrupt stack pointer ISP, interrupt vector address register INTBASE, status register PSR, configuration register and 3 debug registers. Status register implements flags: C, T, L, F, Z, N, E, P, I.

Instructions are encoded in two-address form in several formats, usually they have 16-bit encoding, but there are two formats for medium immediate instructions with length of 32-bit. Typical opcode length is 4 bits (bits 9-12 of most encoding types. Basic encoding formats are: Register-to-Register, Short 5-bit immediate value to Register, Medium immediate of 16-bit value to Register (32 bit encoding), Load/Store relative with short 5-bit displacement (2 bit opcode), Load/Store relative with medium 18-bit displacement (32 bit encoding, 2 bit opcode).

CR16 implements traps and interrupts. Implementations of CR16 has three-stage pipeline: Fetch, Decode, Execute.

CR16 products

CR16 was used in several National Semiconductor microcontrollers, and since 2001 integrated microcontrollers were available having built-it flash memory. Since 2007 CR16-based IP was available to licensing

References

CompactRISC Wikipedia