The Physical Coding Sublayer (PCS) is a networking protocol sublayer in the Fast Ethernet, Gigabit Ethernet, and 10 Gigabit Ethernet standards. It resides at the top of the physical layer (PHY), and provides an interface between the Physical Medium Attachment (PMA) sublayer and the Media Independent Interface (MII). It is responsible for data encoding/decoding, scrambling/descrambling, alignment marker insertion/removal, block and symbol redistribution, and lane block synchronization and deskew.
Contents
Description
The Ethernet PCS sublayer is at the top of the Ethernet physical layer (PHY). The hierarchy is as follows:
Fast Ethernet
Gigabit Ethernet
10 Gigabit Ethernet
25 Gigabit Ethernet
40/100 Gigabit Ethernet
References
Physical Coding Sublayer Wikipedia(Text) CC BY-SA