Neha Patil (Editor)

SW26010

Updated on
Edit
Like
Comment
Share on FacebookTweet on TwitterShare on LinkedInShare on Reddit

The SW26010 is a 260-core manycore processor designed by the National High Performance Integrated Circuit Design Center in Shanghai. It implements the Sunway architecture, a 64-bit reduced instruction set computing (RISC) architecture designed by China. The SW26010 has four clusters of 64 Compute-Processing Elements (CPEs) which are arranged in an eight-by-eight array. The CPEs support SIMD instructions, and are capable of performing eight double-precision floating-point operations per cycle. Each cluster is accompanied by a more conventional general-purpose core called the Management Processing Element (MPE) that provides supervisory functions. Each cluster has its own dedicated DDR3 SDRAM controller, and a memory bank with its own address space. The processor runs at a clock speed of 1.45 GHz.

The CPE cores feature 64 KB of scratchpad memory for data and 16 KB for instructions, and communicate via a network on a chip, instead of having a traditional cache hierarchy. The MPE's have a more traditional setup, with 32 KB L1 instruction and data caches and a 256 KB L2 cache. Finally, the on-chip network connects to a single system interconnection interface that connects the chip to the outside world.

The SW26010 is used in the Sunway TaihuLight supercomputer, which, as of November 2016, is the world's fastest supercomputer as ranked by the TOP500 project. The system uses 40,960 SW26010s to obtain 93.01 PFLOPS on the LINPACK benchmark.

References

SW26010 Wikipedia